JAPAN PATENT OFFICE (JP)

PATENT APPLICATION PUBLICATION

PATENT PUBLICATION OFFICIAL REPORT(A)

SHO63-142807

PUBLICATION: June 15, 1988

THE NUMBER OF INVENTION: 1

INSPECTION CLAIM, NOT CLAIMED

(total 4 pages)

Title of the Invention:

Method of Fabricating a Semiconductor Device

Application No.:

Sho 61-290854

Filed:

December 5, 1986

Inventor(s)

Name: Tetsumasa OKAMAOTO

Applicant

Name: NEC Corporation

SPECIFICATION

1. Title of the Invention

Method of Fabricating a Semiconductor Device

2. Scope of Claims

A method of fabricating a semiconductor device comprising the steps of:

forming selectively metal layers comprising palladium, platinum or nickel on a semiconductor substrate:

forming a polycrystalline silicon layer or an amorphous silicon layer having a predetermined conductive type and a predetermined impurity concentration on said metal layers. respectively; and

annealing at a low temperature for a predetermined time for a solid growth; thereby an impurity layer equivalent to a diffusion layer is formed.

3. Detailed Description of Invention

[Field of the Invention]

The present invention relates to a method of fabricating a semiconductor device, particularly relates to a method of forming an impurity layer in fabricating a semiconductor device. More particularly, the present invention relates to a method of forming an impurity layer having a shallow junction without damaging a substrate surface.

[Description of Prior Art]

The conventional method of forming an impurity layer of a semiconductor device comprises the steps of forming a thermal oxidation film or the like on a semiconductor substrate: subsequently pattering said thermal oxidation film by photolithography technique; and thermal diffusing an impurity on said semiconductor substrate using said thermal oxidation film or the like as a mask, or performing an ion implantation.

[Problem to be Solved by the Invention]

According to the conventional method of forming an impurity layer mentioned above, an impurity is equally diffused along both directions of a width direction and a depth direction of a substrate. Therefore, it is difficult to satisfy that a junction depth is required to be shallow corresponding to fineness of device. That is, in accordance with rule of reduction of device, when a diffusion junction depth Xj should be reduced to 1/k whenever a channel length and a channel width of the device are reduced to 1/k. However, with regard to a thermal diffusion, it is impossible to depress only a diffusion speed in the direction of depth, so that it is difficult to realize the shallow junction. In particular, in the case that diffusion coefficient of an impurity is large, it is extremely difficult to depress the junction depth. Further, in ion implantation method, since it is necessary to anneal for a long term in order to recover the damage of a substrate surface, an implanted ion is frequently redistributed, and shallow junction is difficult to obtain as mentioned above.

The object of the present invention is to remove the conventional defect mentioned above and propose a method of fabricating a semiconductor device in which a shallow junction can be easily formed without damaging the surface of the substrate, and also a low temperature treatment

is possible to form an impurity layer which copes with fineness and high integration.

[Means to Solve the Problems]

The method of fabricating a semiconductor device according to the present invention comprising the steps of:

forming selectively metal layers comprising palladium, platinum or nickel on a semiconductor substrate;

forming a polycrystalline silicon layer or an amorphous silicon layer having a predetermined conductive type and a predetermined impurity concentration on said metal layers, respectively;

annealing at a low temperature for a predetermined time for a solid growth, thereby an impurity layer equivalent to a diffusion layer is formed.

[Embodiment of the Invention]

An embodiment of the present invention will be described below referring to drawings.

Figs. 1(a) to (i) shows a cross sectional view of a semiconductor device shown in order of steps to describe an embodiment according to the present invention. According to the present embodiment, a method of forming source and drain diffusion layers of nMOS is described.

First, as shown in Fig. 1(a), a thermal oxidation film (SiO₂) having a predetermined film thickness by thermally oxidizing a P-type silicon substrate 1. Then, as shown in Fig. 1(b), source and drain regions are patterned by a photolithography technique. Next, as shown in Fig. 1(c), a palladium(Pd) layer 3 is formed by vapor deposition method. Then, as shown in Fig. 1(d), a high concentration impurity doped layer 4 of an amorphous silicon layer or a polycrystalline silicon layer doped with phosphorous at a high concentration is deposited by CVD technique. Then, as shown in Fig. 1(e), the high concentration impurity doped layer and the palladium layer except for the source and drain regions are removed by a photolithography technique, and dry etching and wet etching technique. Next, as shown in Fig. 1(f), palladium is evaporated again by a vapor deposition method. As shown in Fig. 1 (g), an impurity doped layer 5 of an amorphous silicon or a polycrystalline silicon in which boron is doped at a predetermined concentration, is subsequently deposited by a CVD method. Then, as shown in Fig. 1(h), the impurity layer and the palladium

layer formed on source and drain regions are removed by a photolithography technique and a dry etching technique. As shown in Fig. 1(i), annealing at a low temperature, for example at 600°C is performed for a predetermined time, thereby making palladium on a substrate surface palladium silicide. Then, palladium silicide shifts toward the upper portion to perform an epitaxial growth, thereby forming an n⁺ impurity layer 7 of drain and n⁺ impurity layer 8 of source.

Figs. 2(a) to (e) shows a longitudinal section of a semiconductor device shown in order of steps to describe another embodiment according to the present invention.

First, as shown in Fig. 2(a), after forming an n⁺ impurity region of source and drain subsequent to the first embodiment step mentioned above, a gate oxidation film, a gate electrode 9, a drain electrode 10, and a source electrode 11 are formed. Then, as shown in Fig. 2(b), an SiO₂ is deposited on a base device (nMOS) by CVD method on which a palladium layer 13 is formed by vapour deposition. Thereafter, as shown in Fig. 2(c), contact holes of source, drain, and gate are formed. Then, an amorphou or a polycrystalline silicon layer doped with an predetermind concetration impurity is formed by a CVD method. Subsequently, low temperature annealing is conducted to perform an epitaxial growth. Then, a palladium silicide layer is removed. The treatment described in the first embodiment is repeated to form an impurity layer of source/drain, thereby obtaining a structure shown in Fig. 2(d).

Then, as shown in Fig. 2(e), a gate located on a second stage is finally formed for wiring, thereby realizing an LSI having the second stage structure.

Such the treatment is conducted in the chip size, thereby a three dimentional LSI or an integration level can be improved.

It is noted that palladium is used as a metal for solid growth in the above embodiment, however, platinum or nickel may be used in place of palladium.

[Effect of the Invention]

According to the present invention as described above, a metal layer comprising palladium, platinum, or nickel are selectively formed on a semiconductor substrate by a CVD method and a photolithgraphy technique. An amorphous or polycrystalline silicon layer on which an objective impurity is doped is deposited on said metal layer, and then epitaxial growth is

performed at a low temperature by a solid phase growth method, thereby an impurity layer equivalent to the conventional impurity diffusion layer can be formed. Therefore, the present invention is effective to form an impurity layer which copes with fineness and high integration by treating at a low temperature as well as easily forming a shallow junction with no specific damage on the substrate surface.

4. Brief Description of the Drawings

Figs. 1(a) to (i) shows a cross sectional view of a semiconductor device shown in order of steps to describe an embodiment of the present invention; and

Figs. 2(a) to (c) show a cross sectional view of another embodiment of the present invention.

- 1 ---- p-type semiconductor substrate
- 2 ---- thermal oxidation film
- 3 ---- palladium film
- 4 ---- high concentration impurity doped layer (phosphorus)
- 5 ---- impurity doped layer (boron)
- 6 ---- palladium silicide
- 7 ---- n⁺ impurity layer (drain)
- 8 --- n⁺ impurity layer (source)
- 9 ---- gate electrode
- 10 ---- drain electrode
- 11 ---- source electrode
- 12 ---- gate oxidation film
- 13 ---- palladium layer
- 14 ---- source contact hole
- 15 ---- gate contact hole
- 16 ---- drain contact hole

DIALOG(R)File 352:Derwent WPI

(c) 2001 Derwent Info Ltd. All rts. reserv.

007573964

Image available

WPI Acc No: 1988-207896/198830

Impurity layer formation with shallow junction in semiconductor - by epitaxially growing impurity doped amorphous silicon layer deposited on

palladium, platinum, etc. NoAbstract Dwg 1/2

Patent Assignee: NEC CORP (NIDE)

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No Kind Date Applicat No Kind Date Week

JP 63142807 A 19880615 JP 86290854 A 19861205 198830 B

Priority Applications (No Type Date): JP 86290854 A 19861205

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

JP 63142807 A 2

Title Terms: IMPURE; LAYER; FORMATION; SHALLOW; JUNCTION; SEMICONDUCTOR; EPITAXIAL; GROW; IMPURE; DOPE; AMORPHOUS; SILICON:

LAYER; DEPOSIT; PALLADIUM; PLATINUM; NOABSTRACT

Derwent Class: L03; U11; U12; U13

International Patent Class (Additional): H01L-021/20; H01L-027/00;

H01L-029/78

File Segment: CPI; EPI

⑲ 日本国特許庁(JP)

卯特許出願公開

母 公 開 特 許 公 報 (A) 昭63-142807

Solnt Cl.4 H 01 L	21/20	鎌別記号	庁内整理番号 7739-5F		❷公開	9公開 昭和63年(1988) 6 月		8) 6月15日
	21/324 27/00 29/78	3 0 1 3 0 1	R -8122-5F Z -8422-5F	審査請求	未請求	発明の数	1	(全4頁)

劉発明の名称 半導体装置の製造方法

②特 関 昭61-290854

②出 顧 昭61(1986)12月5日

69発明者 岡本 哲昌 東京都港区芝5丁目33番1号 日本電気株式会社内

⑪出 顧 人 日本電気株式会社 東京都港区芝5丁目33番1号

四代 理 人 弁理士 内 原 晋

明経谷

発明の名称

半導体装置の製造方法

特許請求の範囲

半導体基板上に選択的にパラジウム又は白金又はニッケルの金属層を形成し該金属層に重ねてそれぞれに所望の導電型と不統物濃度を有する多結晶シリコン層又はアモルファスシリコン層を形成する工程と、低温で所定時間アニールし固相成長させる工程とを含成とする半導体装置の製造方法。

発明の詳細な説明

〔産業上の利用分野〕

本発明は半導体装置の製造方法に関し、特に半導体装置の製造方法における不純物層の形成方法に関し、更に詳しくは基板表面ダメージがなく浅い接合の不純物層を形成する方法に関する。

(従来の技術)

従来、半導体装置の不能物層を形成するための 方法としては、半導体基板上に熱酸化膜等を形成 た後にこれをフォトリソグラフィ技術によってパ ターニングされた熱酸化膜等をマスクにして半導 体基板に不能物を熱拡散し、或いはイオン注入す る等の方法が採用されている。

[発明が解決しようとする問題点]

特開昭63-142807(2)

イオン注入法では、基板表面のダメージを回復させるために長時間のアニールを必要としているので注入イオンの再分布が著しくなり、前途と同様 に浅い接合を得ることは難しい。

本発明の目的は、上途した従来の欠点を除去し、基板表面にダメージを生じさせることなく、

決い接合を容易に形成でき、しかも低温処理を可能にし微細化及び高集積化に対応する不純物層が
形成できる半導体装置の製造方法を提供すること
にある。

「問題点を解決するための手段)

(実施例)

第2図(a)~(e)は本発明の他の実施例を 説明するために工程圏に示した半導体素子の縦断 面図である。

まず、第2図(a)に示すように、上記した第 1の実施例の工程を経てソース及びドレインの n・不規物領域を形成した後、ゲート酸化膜。 次に、本発明の実施例について図面を参照して 説明する。第1図(a)~(i)は本発明の一実 施例を説明するために工程順に示した半導体素子 の縦断面図である。本実施例ではnMOSのソ ース・ドレイン拡散層の形成方法につき説明する。

次に、第2図(e)に示すように、最後に2段 日のゲートを形成し、配線することにより、2段 構造のLSIが実現できる。

このような処理をチップサイズで行うことによって、3次元しSIあるいは集積度を向上させることができる。

特開昭63-142807(3)

なお、上記実施例では固相成長させるための金属としてパラジウムを用いたがパラジウムに代え、白金又はニッケルを用いてもよい。

(発明の効果)

図面の簡単な説明


第1図(a)~(i)は本発明の一実施例を説明すうために工程順に示した半導体業子の機断面


図、第2図(a)~(e)は本発明の他の実施例の縦断面図である。

1 … P型半導体基板、2 … 無酸化膜、3 … バラジウム膜、4 … 高濃度不純物ドープ層(リン)、5 … 不純物ドープ層(ホウ素)、6 … バラジウムシリサイド、7 … n * 不純物層(ドレイン)、8 … n * 不純物層(ソース)、9 … ゲート電極、10 … ドレイン電極、11 … ソース電極、12 … ゲート酸化膜、13 … パラジウム層、14 … ソースコンタクトホール、16 … ドレインコンタクトホール。

代理人 弁理士 内 原










第1図


特開昭63-142807(4)








第2図





第2図